Optimizing Streaming Parallelism on Heterogeneous Many-Core Architectures

Peng Zhang, Jianbin Fang[®], Canqun Yang, Chun Huang, Tao Tang, and Zheng Wang[®]

Abstract—As many-core accelerators keep integrating more processing units, it becomes increasingly more difficult for a parallel application to make effective use of all available resources. An effective way of improving hardware utilization is to exploit spatial and temporal sharing of the heterogeneous processing units by multiplexing computation and communication tasks - a strategy known as heterogeneous streaming. Achieving effective heterogeneous streaming requires carefully partitioning hardware among tasks, and matching the granularity of task parallelism to the resource partition. However, finding the right resource partitioning and task granularity is extremely challenging, because there is a large number of possible solutions and the optimal solution varies across programs and datasets. This article presents an automatic approach to quickly derive a good solution for hardware resource partition and task granularity for task-based parallel applications on heterogeneous many-core architectures. Our approach employs a performance model to estimate the resulting performance of the target application under a given resource partition and task granularity configuration. The model is used as a utility to quickly search for a good configuration at runtime. Instead of hand-crafting an analytical model that requires expert insights into low-level hardware details, we employ machine learning techniques to automatically learn it. We achieve this by first learning a predictive model offline using training programs. The learned model can then be used to predict the performance of any unseen program at runtime. We apply our approach to 39 representative parallel applications and evaluate it on two representative heterogeneous many-core platforms: a CPU-XeonPhi platform and a CPU-GPU platform. Compared to the single-stream version, our approach achieves, on average, a 1.6x and 1.1x speedup on the XeonPhi and the GPU platform, respectively. These results translate to over 93 percent of the performance delivered by a theoretically perfect predictor.

Index Terms—Heterogeneous computing, parallelism, performance tuning, machine learning

1 INTRODUCTION

Hand Intel's XeonPhi, are widely used for accelerating parallel applications [1], [2], [3]. As users demand higher performance, many-core accelerators have become more powerful by providing more and more processing units. While the abundant computing resources offer the potential for higher performance, it becomes harder for a parallel application to utilize all the available computing resources [4], [5]. As a result, many parallel applications fail to fully unlock the performance potential of a many-core accelerator.

One way for improving heterogeneous many-core utilization is to exploit spatial and temporal sharing of processing resources. This strategy is also known as *heterogeneous streaming* [6]. The idea is to exploit the computation and communication independency of task parallelism to improve hardware utilization. It works by partitioning the processor cores to allow independent communication and computation tasks (i.e., streams) to run concurrently on different hardware resources, which effectively overlaps the concurrent kernel execution with data movements. Representative heterogeneous streaming implementations include CUDA Streams [7], OpenCL Command Queues [8], and Intel heterogeneous streams library (HSTREAMS) [6], [9]. These implementations allow a parallel program to spawn more than one stream (or pipeline) so that the data movement stage of one pipeline overlaps the kernel execution stage of another.

Prior work on heterogeneous streaming mainly targets GPUs [10], [11], [12]. Compared to GPU implementations, OS-enabled coprocessors, like the Intel XeonPhi, provides some unique features that are currently unavailable on the GPU. For example, besides specifying the number of streams, developers can explicitly map streams to different groups of cores on XeonPhi to control the number of cores of each hardware partition. This parameter is not exposed to programmers on GPUs, making previous work on GPU-based parallel streaming optimizations infeasible to fully exploit Xeon-Phi-like many-core accelerators (see also Section 6.3). On the other hand, ample evidence is showing that choosing the right stream configuration, i.e., the number of processor core partitions and the number of concurrent tasks of a multi-stream application, values, has a significant impact the application's performance on many-core architectures [13], [14], [15]. However, attempting to find the optimal values through exhaustive profiling would be ineffective, because the range of the possible values for the two parameters is huge. What we need is a technique that automatically determines the optimal stream configuration for any streamed application in a fast manner.

1045-9219 © 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

P. Zhang, J. Fang, C. Yang, C. Huang, and T. Tang are with the National University of Defense Technology, Changsha, Hunan 410073, China. E-mail: {zhangpeng13a, j.fang, canqun, chunhuang, taotang84}@nudt.edu.cn.

Z. Wang is with the University of Leeds, LS2 9JT Leeds, United Kingdom.
 E-mail: z.vang5@leeds.ac.uk.

Manuscript received 24 Jan. 2019; revised 23 Feb. 2020; accepted 26 Feb. 2020. Date of publication 3 Mar. 2020; date of current version 1 Apr. 2020. (Corresponding author: Jianbin Fang.) Recommended for acceptance by P. Sadayappan. Digital Object Identifier no. 10.1109/TPDS.2020.2978045

This article presents a novel approach to determine the right number of processor core partitions and tasks for heterogeneous streams, targeting heterogeneous many-core architectures. Our key insight is to use a performance model to quickly search for the optimal stream configuration. The performance model estimates the resulting performance of the target streamed application when it runs under a given stream configuration. If the prediction can be performed quickly with low overhead, we can then quickly explore a large configuration space. Instead of hand-crafting the performance model that requires human modification whenever the architecture evolves (i.e., when the number and types of cores change), we employ machine learning techniques to automatically construct a predictive model. Our predictor is first trained off-line. Then, using code and dynamic runtime features of the program, the model predicts performance for a new, unseen program under a given stream configuration.

Our prior work [16] develops a machine learning based classifier to predict the optimal stream configuration. However, this approach can only choose from a limited set of configurations seen during the training phase. Unlike a classification-based approach, the approach presented in the article allows us to explore a larger number of stream configurations (including those that are not seen during the training phase) with negligible runtime overhead. This advantage significantly improves the generalization ability of the proposed approach (Section 3).

Due to the newness of heterogeneous streaming execution model, there are very few multi-stream benchmarks available. To evaluate our approach on a wide range of applications, we have developed a compiler-based tool to automatically translate standard OpenMP benchmarks into their streamed variants for the backends of XeonPhi and GPU architectures (Section 4). With the help of this code generator, we can apply our approach to 39 parallel benchmarks. We argue that this tool can help generate more streamed code and thus is an added value to the community.

We evaluate our approach on two representative heterogeneous many-core platforms: a 57-core Intel XeonPhi and an NVIDIA 1080Ti GPU platforms. We achieve, on average, a 1.6x and 1.1x speedup over the single-stream execution on the XeonPhi and the GPU platforms, respectively. This translates to over 93 percent of the best available performance.

The core contribution of this paper is a novel machinelearning-guided approach for automatically determining the optimal stream configuration on heterogeneous many-cores. We show that our approach delivers good performance across benchmarks and heterogeneous many-core platforms. While we do not seek to advance the machine learning algorithm itself, our work shows how machine learning can be used to address the challenging problem of tuning finegrained streaming parallelism on heterogeneous many-core architectures. In this work, we demonstrate the usefulness of our approach on XeonPhi and an NVIDIA GPU, but our approach is equally applicable on other heterogeneous platforms like AMD GPUs.

2 BACKGROUND AND OVERVIEW

In this section, we first give a brief introduction of heterogeneous streaming; we then define the scope of this work,

```
//setting the partition-size and task granularity
    hStreams_app_init(partition_size , streams_p_part);
    //stream queue id
    stream_id = 0;
5
    for (...) {
      //enquque host-device transfer to current stream
7
      hStreams_app_xfer_memory(,,, stream_id,

→ HSTR_SRC_TO_SINK,...);
9
      //enqueue computation to the current stream
11
      hStreams_EnqueueCompute(stream_id, "kernel1", ...);
13
      //move to the next stream
      stream_id = (stream_id++) % MAX_STR;
15
     /transfer data back to host
17
    hStreams_app_xfer_memory(,,, HSTR_SINK_TO_SRC,...);
```

Fig. 1. Heterogeneous streaming using HSTREAMS as an example.

before motivating the need of our scheme and providing an overview of our approach.

2.1 Heterogeneous Streaming

The idea of heterogeneous streaming is to exploit spatial and temporal sharing of computing resources to utilize the hardware resources to improve application performance.

Spatial Sharing. Modern many-core accelerators offer a large number of processing units. Since many applications cannot fully utilize all the cores at a time, we can partition the computing units into multiple groups to concurrently execute multiple tasks. In this way, the computing resource is spatially shared across concurrently-running application tasks. The key to spatial sharing is to determine the right number of partitions, because over-provisioning of processing units would waste computing resources but underprovisioning would lead to slowed down performance.

Temporal Sharing. Code written for heterogeneous computing devices typically consists of several stages, such as host device communication and computation. Using temporal sharing, one can overlap some of these stages to exploit pipeline parallelism to improve performance by overlapping the host-device communication and kernel execution.

2.2 Problem Scope

Our work aims to improve the performance of a data parallel application by exploiting spatial and temporal sharing of heterogeneous streams. We do so by determining at runtime how many partitions should be used to group the cores (#partitions) and how many data parallel tasks (#tasks) should be used to run the application. Our current implementation is applicable to XeonPhi and GPUs by using different runtime back-ends (HSTREAM for XeonPhi, and CUDA or OpenCL for GPUs).

Code Example. Fig. 1 gives a simplified code example written with Intel's HSTREAMS APIs that can run on the XeonPhi many-core. At line 2 we initialize the stream execution by setting the number of partitions and tasks/streams per partition. This initialization process essentially creates multiple processor domains and determines how many logical streams can run on a partition. In the for loop (lines 7-14) we enqueue the communication and computation tasks to a number of streams identified by the stream_id variable. In this way, communication and computation of different streams can be Authorized licensed use limited to: University of Leeds. Downloaded on January 06,2025 at 21:39:22 UTC from IEEE Xplore. Restrictions apply.




Fig. 2. Heatmaps show the resultant speedup (over single-stream) of binomial and prefixsum under different stream configurations. The #partitions and #tasks have a significant impact on the resultant performance, and the sweet spots are sparse and vary across programs.

overlapped during execution (temporal sharing); and streams on different processor domains (or partitions) can run concurrently (spatial sharing). Our predictive model determines the #partitions and the #tasks before invoking the HSTREAMS initialization routine, hStreams_app_init().

2.3 Motivating Examples

Consider Fig. 2 which shows the resultant performance improvement given by multi-stream parallelism over the single-stream version of the code for two applications on a 57-core Intel XeonPhi system. We use two streamed programs from prior work [13]: binomial computes the price evolution over a given period and prefixSum calculates the prefix sum for a sequence of numbers.

It is observed from this example that not all multi-stream configurations give improved performance. As can be seen from the diagrams, the search space of multi-stream configurations is huge but good configurations are sparse. The performance varies significantly over stream configurations (#partitions, #tasks). The optimal #tasks for binomial ranges from 1 to 30, and the best #partitions is between 1 and 40. In contrast to binomial, prefixsum benefits from fine-grained parallelism when using a larger #tasks (220 to 224) and #partitions (60 to 80). However, the stream configurations that are effective for prefixsum give no speedup over the singlestream version for binomial.

Now consider Fig. 3 that shows the speedups of dct under 16 multi-stream configurations over the single-stream version, where each configuration is found to give the bestperformance for one of the 16 inputs. In the color table, each

	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	D16
C1	1.41	1.33	1.10	1.17	1.16	1.15	1.07	1.07	1.01	0.86	0.98	0.96	1.04	1.05	0.86	0.99
C2						1.09										
C3						1.00										
C4	1.14	1.06	1.05	1.33	1.23	1.21	1.14	1.12	1.16	1.11	1.06	1.00	0.98	0.46	1.06	0.85
C5						1.18										
C6						1.24										
C7	1.16	1.10	1.13	1.21	1.20	1.10	1.31	1.09	1.13	0.97	0.99	0.95	0.99	0.56	0.95	1.03
C8	1.23	1.05	1.21	1.15	1.12	1.14	1.17	1.14	1.14	0.90	0.98	1.05	0.99	0.43	0.99	1.02
C9	1.19	1.07	1.10	1.17	1.22	1.19	1.20	1.11	1.17	0.99	1.04	0.96	1.00	0.63	0.97	1.06
C10	1.13	0.97	1.07	1.05	1.27	1.14	1.24	0.98	1.04	1.15	0.94	1.03	0.96	0.41	0.99	1.00
C11	1.15	1.13	1.08	1.19	1.10	1.08	1.15	0.97	0.97	1.01	1.11	0.80	1.02	0.96	1.02	1.00
	1.02															
C13	0.94	0.96	0.96	1.22	0.96	1.05	1.00	0.86	0.95	0.95	1.00	1.04	1.17	0.49	0.98	0.99
C14	0.89	1.03	0.81	0.89	0.89	0.86	0.84	0.91	0.92	1.04	0.92	0.99	1.00	1.07	1.04	1.10
C15	1.01	1.10	1.08	1.11	1.05	1.01	0.98	0.88	0.88	0.90	0.95	0.95	1.04	0.95	1.11	0.96
C16	0.82	0.81	0.97	1.12	1.02	1.07	1.00	0.94	0.96	0.99	1.06	1.02	1.04	0.41	1.03	1.14

Fig. 3. Color table showing the speedups of best-performing configurations across inputs for dct. Each cell shows the performance for one of the 16 best-performing configurations, Cn, on a given input, Dn. The best configuration varies across inputs and a good configuration on one input can give poor performance on another dataset.

cell shows the performance of a stream configuration $(C1, \ldots, C16)$ on a specific input dataset $(D1, \ldots, D16)$; and the values along the diagonal line represent the bestavailable performance (found through profiling) for an input. As can be seen from the figure, the best stream configuration can vary across inputs for the same benchmark. For example, while C4 gives a speedup of 1.33x over the baseline for dataset D4, it delivers a poor performance for dataset D14 by doubling the execution time over the single-stream version. This diagram also suggests that no single configuration can give improved performance for all inputs.

Lesson Learned. These two examples show that choosing the stream configuration has a great impact on performance and the best configuration must be determined on a per-program and per-dataset basis. Later, we will show that this observation is not unique to XeonPhi but also holds for GPUs. Attempting to find the optimal configuration through means of an exhaustive search would be ineffective, and the overhead involved would be far bigger than the potential benefits. Online search algorithms, while can speed up the search process, the overhead can still outweigh the benefit. For example, when applying simulated annealing to binomial, the best-found configuration only reaches 84 percent of the best-available performance after 310,728 iterations.¹ Classical hand-written heuristics are not ideal either, as they are not only complex to develop, but are likely to fail due to the variety of programs and the ever-changing hardware architecture. An alternate approach, and the one we chose to use, is to use machine learning to automatically construct a performance model to estimate the benefit of any candidate configuration, providing minimal runtime overhead for searching for a good configuration, and having little development cost when targeting new architectures.

2.4 Overview of Our Approach

Our library-based approach, depicted in Fig. 4, is completely automated. To determine the best streaming configuration, our approach follows a number of steps described as follows. We use a set of information or *features* to capture the characteristics of the program. We develop a LLVM [17] compiler pass to extract static code features at compile time, and a low-overhead profiling pass to collect runtime information at execution time (i.e., during the first few loop iterations). Because profiling also contributes to the final program output, no computation cycle

1. In Section 6.1, we show that our approach achieves 93 percent of

the best-available performance for binomial on XeonPhi.




Fig. 4. Our machine learning based performance model (trained offline) predicts the speedup based on the extracted feature values of the code and a given stream configuration. We use the predictions to quickly rank candidate configurations at runtime to choose the one with the best predicted performance.

is wasted. At runtime, we search for a good configuration through an offline trained performance model to estimate the resulting performances for all candidate configurations. The performance model takes in the feature values, a given configuration of resource partition and task granularity and estimates the potential speedup for the given configuration over the single-stream version. The overhead of runtime feature collection and search is a few milliseconds, which is included in all our experimental results. Since our training process can be performed automatically, we can easily target our performance model for different architectures.

3 **PERFORMANCE MODELING**

At the core of our approach is a machine learned performance model built upon the Multi-layer Perceptron (MLP) artificial neural network (ANN). Our prototype is implemented using the Python scikit-learn machine learning package [18]. It is to note that our prior work [16] uses a Support Vector Machine (SVM) based classifier. However, such an approach can only make predictions on a limited set of configurations seen at the training time. Unlike a classification-based approach, the new approach presented in this article is a regression-based model which can make predictions on any stream configuration. This new approach thus has a better generalization ability for various heterogeneous architectures. We have also evaluated a number of alternative modeling techniques, including MLP, SVM, and decision trees. We chose MLP because it gives the best performance and has modest training overhead (see Section 6.6.1).

Our performance model takes as input the feature values and a given configuration (e.g., #partitions and #tasks for XeonPhi and #tasks for GPUs). It predicts the speedup for the given configuration. Building and using such a model follows a 3-step process for supervised learning: (i) generate training data (ii) train a performance model (iii) use the performance model, described as follows.

3.1 Training the Performance Model

Our method for model training is shown in Fig. 5. To learn a regression model, we first need to profile the execution time (in order to calculate the speedup over the single-stream version) of all candidate configurations for each training program, and extract the feature values from the program. We then use the feature values, configuration settings and speedups to train a model.

Generating Training Data 3.1.1

To generate training data, we apply cross-validation to 39 benchmarks, i.e., by excluding the testing benchmarks from




Fig. 5. The training process of our performance model.

the training dataset (see also Section 5.3.1). We execute each training program and benchmark a number of times until the gap of the upper and lower confidence bounds is smaller than 5 percent under a 95 percent confidence interval setting. We then calculate the average speedup for a given stream configuration over the single-stream version. We exhaustively execute each training program across a wide range of stream configurations, and record the performance of each. Next, we calculate the speedup for each configuration, program and dataset. Finally, we extract the values of our selected set of features from each program and dataset. We stress that the trained model can be applied to stream configurations that are not seen in the training phase.

3.1.2 Profiling Configurations

During the training phase, we exhaustively execute each training program across a set of streamed configurations. On XeonPhi, we profile each training program using the *#partitions* ranging from 1 to 224 (the maximum number of physical threads on XeonPhi) and the *#tasks* ranging from 1 to 256.² On GPUs, we cannot configure the number of partitions currently, we set the #partitions to the same as #tasks to be consistent with XenPhi. On this platform, we also set the #tasks to be range between 2^0 and 2^{10} , which is big enough to include the optimal values according to our experiments. Note that these parameter ranges can be configured by the user.

3.1.3 Building the Model

Each evaluated configuration is appended to the feature value vector of a training program to form a model input. The model inputs and the corresponding speedups (i.e., ground truths) for all training programs are passed to a learning algorithm. The algorithm finds a correlation between the input vector and the desired prediction. The output of our learning algorithm is an MLP model where the weights of the model are determined from the training data. Model parameter tuning is performed on the training dataset for each targeting hardware architecture, using cross-validation (see also Section 6.6.3). In our case, the overall training process for all the 39 training programs (which is dominated by training data generation) takes less than a week on a single machine. Since training is performed only once "at the factory", this is a one-off cost.

3.2 Features

Our performance models are based exclusively on code and dynamic features of the target programs. Code features are extracted from the program source code, and dynamic features are collected using hardware performance counters

^{2.} We chose these values because configuration settings beyond narks, i.e., by excluding the testing benchmarks from these values give a poor performance during our initial evaluation. Authorized licensed use limited to: University of Leeds. Downloaded on January 06,2025 at 21:39:22 UTC from IEEE Xplore. Restrictions apply.

TABLE 1 Chosen Features for XeonPhi Performance Model

Feature	Description
loop nest	at which level the outermost parallelizable loop lies on
loop count	# of the parallel loop iterations
#xfer_mem	# of host-device transfer API calls
dts	total host-device transfer size
redundant transfer size	host-device transfer size among overlapping tasks
max blocks min task unit # instructions branch miss L1 DCR	the maximum number of tasks of the application the minimum task granularity for a partition the total number of instructions of the kernel branch miss rate L1 Data cache miss rate

TABLE 2 Chosen Features for GPU Programs

Feature	Description
Access type 1	# array access, whose fastest varying index is an affine function of the block id
Access type 2	#array accesses, whose second or higher dimensional index is an affine function of the block id
#xfer_mem	# of host-device transfer API calls
host to device transfer size	total host to device transfer size
device to host transfer size	total device to host transfer size
redundant transfer size	host-device transfer size among overlapping tasks
max blocks	the maximum number of tasks
# instructions	the total number of instructions of the kernel
divergent branches	# divergent branches
L2 read miss rate	L2 cache read miss rate

during the initial profiling run of the target application. We restrict us in using hardware performance counters that are commonly available on modern processors such as the data cache misses to ensure that our approach can be applied to a wide range of many-core architectures.

We considered 38 candidate raw features in this work. Some features were chosen from our intuition based on factors that can affect the performance such as dts (hostdevice data transfer size) and #xfer mem, while other features were chosen based on previous work [19], [20].

3.2.1 Feature Selection

To build an accurate model through supervised learning, the training sample size typically needs to be at least one order of magnitude greater than the number of features. In this work, we start from 311 training samples and 38 raw features, so we would like to reduce the number of features in use. Our process for feature selection is fully automatic, described as follows.

We first combine several raw features to form a set of combined normalized features, which are able to carry more information than the individual parts. For example, instead of reporting raw branch hit and miss counts, we use the branch miss rate. Next, we removed raw features that carried similar information which is already captured by chosen features. To find which features are closely correlated, we constructed a correlation coefficient matrix using the Pearson correlation coefficient [21]. The closer a coefficient between two features is to +/-1, the stronger the correlation between the two input features. We removed any feature which had a correlation coefficient (taking the absolute value) greater than 0.7. Similar features include the number of executed instructions and the number of E-stage cycles that were successfully completed.

Our feature selection process reduces the number of features to 10 for XeonPhi (see Table 1) and 10 for the NVIDIA Titan 1080Ti GPU (see Table 2), where some features are shared. Since our approach for feature selection is automatic, the approach can be applied to other sets of candidate features. It is to note that feature selection is also performed using cross-validation (see also Section 5.2).

of our features between the range of 0 and 1. We record the maximum and minimum value of each feature found at the training phase, and use these values to scale features extracted from a new application after deployment. We truncate a value during deployment if the value is outside the minimum/maximum value range seen during training. It is to note that we also use the same approach to normalize the model predictions (speedups) to the range of 0 and 1. In this work, we choose Z-score to standardize the training data, and the details of quantifying the impact of feature engineering methods can be found in Section 6.6.2.

3.2.3 Feature Importance

To understand the usefulness³ of each feature, we apply a factor analysis technique called Varimax rotation [22] to the feature space transformed by the principal component analysis (PCA). This technique quantifies the contribution of each feature to the overall variance in each of the PCA dimensions. Intuitively, the more variances a feature brings to the space, the more useful information the feature carries.

As an example, Fig. 6 shows the top features chosen for XeonPhi and NVIDIA GPU architectures. For the XeonPhi platform, features that capture the parallelism degree (e.g., max blocks), host-device communication (e.g., redundant transfer size), and computation (e.g. #instructions) are found to be important. Other features such as L1 DCR and loop nest are useful, but are less important compared to others. On the NVIDIA GPU platform, we note that the parallelism degree is important, and the other features are equally useful (Fig. 6b). This figure shows that prediction can accurately draw upon a subset of aggregated feature values.

3.3 Runtime Deployment

Once we have built and trained our performance model as described above, we can use it as a cost function to search for the best stream configuration for any *new*, *unseen* program. Feature values are extracted from the single-stream version of the code. Static code features (such as loop count) are extracted from the program source at compile time. Dynamic

3.2.2 Feature Standardization

Supervised learning typically requires the feature values to lie in a certain range. Therefore, we scaled the value for each

^{3.} In Section 6.6.4, we give a further breakdown of the impact of individual feature to the model performance on a per benchmark basis. Authorized licensed use limited to: University of Leeds. Downloaded on January 06,2025 at 21:39:22 UTC from IEEE Xplore. Restrictions apply.




Fig. 6. Feature importance on (a) XeonPhi and (b) NVIDIA GPU.

features (such as branch miss) are extracted by profiling the program without partitioning for a few loop iterations (which typically translate to several microseconds). After feature collection, we feed the feature values to the search engine to rank all candidate configurations using the performance model. The top-ranked stream configuration is then used for the target program. In Section 4.4, we provide further details on how the performance model can be integrated with the host code generation process.

3.3.1 Adapt to Changing Program Phases

Our current implementation chooses a configuration for each kernel and does not change the configuration throughout the kernel execution. Therefore, it can adapt to different behaviors across kernels because predictions are performed on a per-kernel basis. We found that this strategy is sufficient for many data-parallel kernels targeted in this work.

Our approach can be extended to adapt phase or program behavior changes within a kernel. One way of doing this is to first partition the input data into groups and then perform configuration selection before launching the kernel that performs on an input data group. To reduce the prediction and configuration overhead, we can sample periodically to see if the performance counter readings are significantly different from the ones used for the current prediction to trigger reconfiguration. Dynamic re-configuration of a running kernel will require extending the underlying runtime (e.g., HSTREAMS or CUDA) to adjust thread mapping and having hardware support to stop and resume the execution contexts. We leave this as future work.

4 OPENMP TO STREAMED CODE GENERATOR

Currently, there are very few publicly available benchmarks for utilizing the streaming capability of heterogeneous many-core architectures, in particular, XeonPhi. To evaluate our approach on a diverse set of benchmarks, we have developed a compiler-based code generator, AUTOSTREAMER, to automatically translate OpenMP programs onto streamed Authorized licensed use limited to: University of Leeds. Downloaded on




Fig. 7. Work flow for translating OpenMP programs to streamed programs using our automatic code generator.

code depending on the target architecture. Our code generator is open sourced.⁴ Our implementation currently supports converting OpenMP code to HSTREAMS, CUDA and OpenCL programs. While we do not claim novelty on this as several works on source-to-source translation from OpenMP to CUDA [23], [24], [25], [26] or OpenCL [20], [27] exist, we believe the tool could serve as a useful utility for translating OpenMP programs to exploit multi-stream performance on heterogeneous many-core architectures.

4.1 Code Generator Overview

Fig. 7 depicts our source to source code generator for translating OpenMP code to streamed programs. We use LLVM's Clang front-end to convert OpenMP code into the abstract syntax tree (AST). We then traverse the AST to obtain the information to generate candidate streamed kernels and host-device management code. The generated kernel and host code make use of exiting programming models for kernel launching and communication management. We use HSTREAMS for XeonPhi and CUDA or OpenCL for GPUs.

Our current implementation supports the translation of OpenMP parallel loops, i.e., loops annotated with omp for or omp for reduction constructs. For each parallel loop, we outline the loop body and translate it into an individual kernel function. We then replace the original loop body with a function call (running on the host CPU) to launch the generated kernel. We also generate management code for streaming context initialization, data partitioning, data movements between the host and the accelerator, etc.

Our code generator relies on the native host/device compiler to optimize the generated code. We have also compared our automatically generated code against the manually translated code used in our prior work [16] and found that there is little difference in performance for the set of OpenMP benchmarks used in this work.

4.2 Preprocessing

As an example, Fig. 8 illustrates how an OpenMP parallel loop can be translated into HSTREAMS code for XeonPhi. Note that a similar code generation process is implemented for GPUs, using CUDA for NVIDIA GPU architectures and OpenCL for other GPU platforms.

For each OpenMP parallel loop, we extract information of loop iterations from the loop head. In this work, partitioning is achieved by splitting the loop iteration space. Furthermore, we collect all the variables needed by the HSTREAMS kernel. Because HSTREAMS requires kernel parameters to be passed as the uint64_t (lines 1-2 of Fig. 8b), the kernel

atomatically translate OpenMP programs onto streamed Authorized licensed use limited to: University of Leeds. Downloaded on January 06,2025 at 21:39:22 UTC from IEEE Xplore. Restrictions apply.

(a) OpenMP code.

```
COINATIVELIBEXPORT void kernel (uint64_t arg0,
1
           uint64_t arg1, ... uint64_t arg5)
3
    {
      int _start = (int) arg0;
5
      float *hostInput2 = (float *) arg5;
7
      #pragma omp parallel for
9
      for(int i=
                   start; i< _end; i++)
        hostOutput[i] = hostInput1[i] + hostInput2[i];
11
   }
```

(b) HSTREAMS kernel code.

```
//output buffer
 1
    float * hostOutput = (float *) malloc(inputLength*sizeof
          → (float)):
 3
     //Feature update and prediction
 5
    Stream config;
 7
    conf_search(&config , &kernel_1_features ,
     → kernel_1_profile_runs);
int partitions = config.partitions;
    int tasks = config.tasks;
 9
11
     /hStreams Initialization
    hStreams_app_init(partitions, 1); .
13
    hStreams_app_create_buf((float *)hostInput1, ...);
15
17
     //Work partition
     int sub_blocks = inputLength / tasks;
19
    int remain_index = inputLength % tasks;
      /Initialize kernel arguments
21
    uint64_t args[6]; args[2] = (uint64_t) inputLength;
23
     for (int idx = 0; idx < tasks; idx++) {
25
        args[0] = (uint64_t) _start;
        _end = _start + sub_blocks;
27
        if (idx < remain_index)</pre>
29
        end ++;
        args[1] = (uint64_t) _end;
31
        hStreams_app_xfer_memory(&hostInput1[_start], &
             ↔ hostInput1[_start], (_end-_start)*sizeof(
↔ float), idx % partitions, HSTR_SRC_TO_SINK,
             \hookrightarrow NULL);
33
        hStreams_app_xfer_memory(&hostInput2[_start], ...);
35
         //Kernel launch
        hStreams_EnqueueCompute(idx % partitions, "kernel_1",
             \rightarrow
                 3, 3, args, ...);
37
       //Read back results
39
        hStreams_app_xfer_memory(&hostOutput[_start], ...);
        _start = _end;
41
    -}
43
    //hStreams cleanup code
    hStreams_app_fini();
```

(c) HSTREAMS host code.

Fig. 8. A running example of translating (a) an OpenMP parallel loop to (b) $\rm HSTREAMS$ kernel and (c) host management code.

parameters will be cast into this type. The kernel parameters need to be packed into an array (line 21 in Fig. 8c). Then the HSTREAMS library will unpack kernel parameters from the array and pass the parameters to kernel function. During the preprocessing stage, we also extract the static code feature values of each target parallel loop. The code feature values will be encoded into the source code during host code generation. It is to note that our approach can be easily applied to existing HSTREAMS programs—by first gathering feature values from an HSTREAMS kernel, and then storing the extracted information in an auxiliary file or source code through a compiler front-end pass.

4.3 Kernel Code Generation

Generating a streamed kernel function is straightforward as much of the OpenMP code can be re-used. Fig. 8b gives an example of the automatically generated kernel for the OpenMP loop given in Fig. 8a for HSTREAMS kernels.

For the example given in Fig. 8, an HSTREAMS kernel starts with a pre-processor macro COINATIVELIBEXPORT (lines 1-2 in Fig. 8b). The number and the type of the kernel parameters are loop-specific and are automatically determined by our code generator. Within the generated kernel, all the function parameters are cast from uint64_t into an appropriate type before they are used. Note that the OpenMP parallel for pragmas are kept in the generated kernel code per HSTREAMS requirement (line 8 in Fig. 8b).

With our code generator, the original outer-most loop iteration space will be partitioned among parallel streams. The amount of work given to a specific stream is determined by the _start and _end variables, which define which part of the loop iteration space a stream instance will work on. A similar kernel code generation approach is implemented for GPUs using CUDA or OpenCL.

4.4 Host Code Generation

To generate host code, we replace the original OpenMP parallel loop with a function call to invoke the generated kernel (e.g., hStreams_EnqueueCompute in Fig. 8c)) together with additional code to initialize the host context and to manage data transfer.

4.4.1 Feature Value Collection

Static code features, extracted by our code generator, will be encoded as a feature vector of real values. The feature vector will be passed to our configuration search engine to find the optimal stream configuration at runtime. Dynamic feature values are automatically collected by running the generated streamed kernel for 5 iterations under the single-stream configuration. As some loop bounds are dependent on the input, we might be unable to determine certain feature values at compile time. These features are represented as static symbolic pre-computation of loop bound variables, which will be updated using runtime values at runtime.

4.4.2 Setting Stream Configurations

To partition tasks among streams, we break the loop iterations into a number of chunks of an equal size of subtask. We then group the hardware processor cores into partitions, where each partition contains a fixed set of streams. Processor partitioning and streams creation are achieved by calling the hStreams_app_init (line 12 in Fig. 8c) function for XeonPhi (and cudaStreamCreate and clCreateCommandQueue for CUDA and OpenCL programs respectively)

by passing the stream configuration given by our search engine. To overlap host device communications, we further split the input/output data arrays to multiple data blocks (lines 32-39 in Fig. 8c) where each task operates on one block at a time while another data block is transferring between the host and the accelerator. The number of data blocks is determined by the stream configuration chosen at program runtime. The amount of work per task and the size of transferred data can be determined with kernel parameters. For example, in *for-loop* at line 24 of Fig. 8c, we calculate them with the starting position (_start) and the block size (sub_block). Thereafter, we schedule tasks and transfer the corresponding data blocks onto streams in a round-robin fashion.

4.4.3 Runtime Prediction

When a streamed (e.g., HSTREAMS or CUDA) kernel is invoked, the configuration selection engine library will choose a stream configuration (line 7 in Fig. 8c) for the kernel. It uses the performance model to rank the candidate stream configurations and returns the optimal configuration (*#partitions* and *#tasks* for the example shown in Fig. 8). The returned values are then used to initialize the streamed context (lines 8-9 of Fig. 8c). The overhead of prediction is negligible (a few milliseconds) and is included in the results.

4.4.4 Supporting OpenMP Constructs

OpenMP variables may have additional type information specified by directives, including default, share, private, firstprivate, lastprivate, copyin and threadprivate. Our generator uses these directives to map data onto the accelerator memory space. Each variable with the share or default directive will be translated into a global variable shared by all parallel threads. Variables declared as private and threadprivate are translated such that there is a private copy for each streamed kernel; no memory transfer between the host and the accelerator is needed. For each variable specified as copyin or first private, we create a private copy for each streamed kernel but initialize each copy using explicit memory transfers before its first use. Similarly, we create a private copy of a last private variable and the original variable is updated by a stream that executes the last iteration.

Our implementation also supports a number of synchronization and thread constructs. Structured blocks identified with master, and single directives are executed by one thread on the host multi-core. barrier is implemented by splitting up the parallel loop into smaller tasks to create synchronization points among multiple streams. critical is implemented by using a mutex lock to restrict the execution of the associated structured blocks to a single thread at a time. The atomic and flush directives are already supported by HSTREAMS, CUDA or OpenCL.

4.4.5 Host-Accelerator Communication Optimization

For each buffer that is used by both the host and the accelerator, we manage two copies: one on the host memory and the other on the accelerator memory. Our runtime records the status of each variable and checks whether the copy on a device memory space is valid or not. No memory transfer

TABLE 3 Our Evaluation Platforms

	CPU-XeonPhi	CPU-GPU
CPU	8-core Xeon CPU @ 2.6 GHz	Core i7-8700K CPU @ 3.7 GHz
Accelerator	Intel Xeon 31SP Phi	NVIDIA GeForce GTX 1080 Ti GPU

is needed as long as the copy in the target memory space is valid. We currently use a conservative approach: if an element of an buffer has been updated, the entire buffer needs to be synchronized before it can be used by threads running on a different device. We also avoid unnecessary device to host data transfer by tracking the data dependence between the kernel and the host program. For example, when there are data-dependencies between two kernels but the host does not access this data in between the two kernels, we directly pass the memory address of the buffer to the later kernel (without moving the data back to the host).

5 EXPERIMENTAL SETUP

5.1 Hardware, Systems Software, and Benchmarks

Platforms. We evaluate our approach on two heterogeneous many-core platforms: one is a CPU-XeonPhi platform and the other is a CPU-GPU platform. Table 3 gives details of our hardware platforms.

Systems Software. On the CPU-XeonPhi platform, the host CPU and the accelerator are connected through PCIe. The host runs Redhat Linux v7.0 (with kernel v3.10). The coprocessor runs a customized uOS (v2.6.38.8). We use Intel's MPSS (v3.6) to communicate between the host and the coprocessor. We use the Intel HSTREAMS library (v3.6) and Intel ICC (v16.0.3) for compilation (with -O3 as the compiler option). The CPU-GPU platform runs Ubuntu 16.04 (with kernel v4.15). We use CUDA v10.0 and gcc v5.3 as the host compiler with option "-O3".

Benchmarks. We use our code generator to translate 37 OpenMP applications from commonly used benchmark suites into HSTREAMS and CUDA programs. We have excluded benchmarks where the data transfer cannot be overlapped with the kernel execution, which do not benefit from streamed parallelization. Table 4 gives the full list of these benchmarks. Among them, convolutionFFT2d and convolutionSeparable have algorithm-dependent parameters, which are regarded as different benchmarks in the experiments. This setting gives us a total of 39 programs. We run the majority of the programs using over 25 different datasets, except for some applications where we used around 10 datasets because the algorithmic constraints prevent us from using a larger number of inputs.

5.2 Competitive Approaches

We compare our regression-based approach against our preliminary work that employs an SVM-based classifier to predict the optimal stream configuration [16]. We denote our prior approach as SVM-classifier. We also compare our approach against two recent models for predicting the optimal stream configuration on GPUs. As it is currently not possible to configure the number of processor partitions on GPUs, the relevant GPU models can only predict the number of tasks.

Authorized licensed use limited to: University of Leeds. Downloaded on January 06,2025 at 21:39:22 UTC from IEEE Xplore. Restrictions apply.

Suite	Name	Acronym	Name	Acronym	
NVIDIA SDK	convol.Separable convolutionFFT2d MonteCarlo scalarProd vectorAdd	convsepr1(8) fftx1y1(4y3) montecarlo scalarprod vecadd	dotProduct fwt matVecMul transpose	dotprod fwt mvmult transpose	
AMD SDK	binomial dct	binomial dct	BlackScholes prefixSum	blackscholes prefix	
Parboil	bfs lbm mri-gridding sgemm	bfs lbm mri-gridding sgemm	histo mri-q sad spmv	histo mri-q sad spmv	
POLY BENCH	2mm adi covariance gemm gesummv jacobi-1d mvt syrk	2mm adi covariance gemm gesummv jacobi-1d mvt syrk	3mm correlation deriche gemver heat-3d jacobi-2d syr2k	3mm correlation deriche gemver heat-3d jacobi-2d syr2k	

Liu et al. In [12], Liu et al. use linear regression models to search for the optimal number of tasks for GPU programs [12]. The approach employs several analytic models, described as follows.

For a task with an input data size of m, the transferring time between the CPU and the accelerator, T_t , is determined as $T_t = \alpha \cdot m + \beta$, and the computation time, T_c , is calculated as: $T_c = \eta \cdot m + \gamma$ where the model coefficients, α , β , η and γ , are determined through empirical experiments. For a given kernel with N input data elements running using n streams, this approach partitions the computation into *n* tasks, where the data size for each task, m, is equal to N/n. For the programs which kernel dominated, the total execution time, T_{total} , can be determined by

$$T_{total} = T_t + nT_c = \alpha \cdot m + \frac{N\gamma}{m} + N\eta + \beta.$$

For the programs which data transfer dominated

$$T_{total} = \alpha \cdot N + 2\frac{N}{m}\beta.$$

By calculating the partial differential and second-order partial differential of T_{total} with respect to m, we can obtain the optimal task-granularity as $m = \sqrt{\frac{N\gamma}{\alpha}}$. Then we can calculate the number of tasks (n).

Note that m = N/2 is the optimal parameter for programs which data transfer dominated, i.e., the optimal number of tasks is 2. Another problem of this model is that it does not consider scenarios where communications in different direction (i.e., host to device and device to host) can overlap with each other. Note that we set the *#partitions* to be the same as n for XeonPhi.

Werkhoven et al. The work presented by Werkhoven et al. models the performance of data transfers between the CPU and the GPU [10]. They use the LogGP model to estimate the host-device data transfer time. Specifically, the model estimates the data transfer time using five parameters: the communication latency (L), overhead (o), the gap (g), the number of processors (*P*), and the PCIe bandwidth (*G*).

Let B_{hd} denotes the amount of data transferred from the host to the device and B_{dh} denotes vice versa, and T_{kernel} donates the kernel execution time. For the dominant transfer scenario, the optimal number of tasks (i.e., #tasks), N_{s} , can be estimated by solving the following equations:

$$B_{dh} * G_{dh} + g * (N_s - 1) = \begin{cases} \frac{T_{kernel}}{N_s} + \frac{B_{dh}}{N_s} * G_{dh}, & \text{if } B_{dh} > B_{hd} \\ \frac{B_{hd}}{N_s} * G_{hd} + \frac{T_{kernel}}{N_s}, & \text{otherwise} \end{cases}$$

This model does not consider the dominant kernel scenario, as it assumes the kernel execution time will increase as the number of streams increases and can not model the kernel execution time. Here, we use the same equation to calculate the optimal number of tasks. For this model, we also set the *#partitions* to be equal to the optimal N_s value on XeonPhi.

5.3 Evaluation Methodology

Model Evaluation 5.3.1

We use cross-validation to evaluate our machine learning models. To test the portability of our approach, we apply leave-one-out cross-validation, described as follows. We exclude the target program for predictions from the training program set, and learn a model using the remaining programs. We then apply the learned model to the testing program. We repeat this process until each benchmark is tested once. This is a standard evaluation methodology, providing an estimate of the generalization ability of a machine learned model in predicting *unseen*data. Note that we exclude both convolutionFFT2d and convolutionSeparable from the training set when one of the two is evaluated, and we make sure all approaches are trained on the same benchmarks for fair comparisons.

5.3.2 Performance Report

We run each program under a stream configuration multiple times and report the geometric mean of the runtime. Compared to the arithmetic mean, the geometric mean is often considered as a more suitable metric for reporting program performance, as it can better minimize the impact of outliers [28]. To determine how many runs are needed, we calculated the confidence range using a 95 percent confidence interval and make sure that the difference between the upper and lower confidence bounds is smaller than 5 percent.

6 **EXPERIMENTAL RESULTS**

In this section, we first present the overall performance of our approach on both platforms. We then compare our approach to that uses fixed stream configurations, two prior analytical models and our previous work. We futher discuss the benefit sources of the streaming parallelism and the working mechanism of our approach. At last, we demonstrate the tunning process of our model.

6.1 **Overall Performance**

In this experiment, we exhaustively profiled each application with all possible stream configurations and report the best-found performance as the Oracle performance. The Oracle gives an indication of how close our approach is to a theoretically perfect solution. The baseline used to calculate Authorized licensed use limited to: University of Leeds. Downloaded on January 06,2025 at 21:39:22 UTC from IEEE Xplore. Restrictions apply.




Fig. 9. Overall performance of our approach over a single-stream version on XeonPhi (a) and NVIDIA GPU (b). Our approach achieves, on average, 93.7 and 97.9 percent of the oracle performance on XeonPhi and NVIDIA GPU, respectively. The min-max bars show the range of performance achieved across different inputs.

the speedup is running the application using a singlestream without processor core or task partitioning.

The overall result is shown in Fig. 9. The min-max bar on the diagram shows the range of speedups per application across all evaluated inputs. Overall, our approach achieves an average speedup of $1.57 \times$ and $1.1 \times$ over the singlestream configuration on XeonPhi and the GPU respectively. This translates to 93.7 and 97.9 percent of the Oracle performance on XeonPhi and the GPU respectively.

On XeonPhi, the performance improvement of our approach comes from two factors. First, by predicting the right processor partition size, our approach allows effective overlapping of the host-device communication and computation. Second, by matching task parallelism to the number of available processor cores, our approach can reduce the overhead of thread management, compared to the single-stream execution. When the host-device communication time dominates the streaming process, the performance improvement mainly comes from computation-communication overlapping and the speedup from streaming is consistently less than $2\times$. When the kernel execution time dominates the stream process, the application can benefit from the overhead reduction of thread management. In this case, the speedup can be as large as $5 \times$. We provide a further discussion on this later in Section 6.5.1.

On the GPU, we can exploit bidirectional data transfer between the host and the device by using pined memory which is not supported by HSTREAMS. The support of bidirectional data transfer allows us to obtain further performance gains by overlapping host-device data transfer and computation. The theoretically up-bound speedup on the GPU platform is $3\times$, when data transfer is perfectly overlapped with computation. The representative sample is fftx4y3 with the larges dataset, the data transfer time in the two directions is the same, and the kernel execution time is 1.5 times of the data transfer time. The oracle speedup is $2.3\times$, and our approach achieves a speedup of $2.2 \times$. On the other hand, because the current GPU implementation does not support processor core partition, the kernel execution time benefits less from using multiple streams. Programs which the kernel execution time dominated have no speedup using multiple streams, such as bfs, MonteCarlo.

6.2 Comparison to Fixed Stream Configurations

Our approach predicts from a wide range of stream configurations, which configuration is likely to give the best performance for a given program and dataset. A natural question to ask is that: is there a fixed stream configuration that gives reasonable good performance across benchmarks and datasets? To answer this question, we compare our predictive modeling based approach to two specific configurations on each of our evaluation platforms. Our justification for why we selecting the fixed configurations are described as follows. On Xeon-Phi, our initial results in Section 2 indicate that using the stream configuration of (4, 16), i.e., partitioning the cores to 4 groups and running 4 tasks on each partition (16 tasks in total), gives good performance. The statistics obtained from the training data suggest that the configuration of (17, 85) give the best average performance across training samples. On the GPU, several programs support a maximum of 4 tasks. Thus we select the two configurations (2, 2) and (4, 4). The results are shown in Fig. 10.

6.2.1 XeonPhi

On XeonPhi, we observe improved performance for several benchmarks such as mri-gridding, transpose, sad, under both configurations, but slower performance for dotprod, vecadd, blackscholes, lbm, and mir-q (Fig. 10a). For prefix, configuration (17, 85) delivers improved performance while configuration (4, 16) leads to slowdown performance. Overall, none of the two fixed configurations give an improved performance on average. On average, our approach outperforms the two fixed configurations by a factor of 1.4, and delivers consistently improved performance across benchmarks and datasets.




Fig. 10. Comparing the performance with two fixed configurations on XeonPhi (a) and NVIDIA GPU (b): config. (4,16) of 4 partitions and 4 tasks per partition, config. (17, 85) of 17 partitions and 5 tasks per partition, config. (2, 2) of 2 partitions and 1 tasks per partition, and config. (4, 4) of 4 partitions and 1 tasks per partition.

The violin plot in Fig. 11a shows how far is each of the three schemes to the Oracle performance across benchmarks and datasets. Our approach not only delivers the closest performance to the Oracle, but also has the largest number of samples whose performance is next to the Oracle. By contrast, the performance given by the fixed configurations for many samples is farther from the Oracle performance.

6.2.2 GPU

On the GPU, in most cases, the performance of configuration (2, 2) is moderate, not great, but not much worse than singleversion, leading to an average speedup $1.03 \times$ (Fig. 10b). By contrast, although configuration (4, 4) performs poorly on two programs, it delivers a slightly larger averaged speedup of $1.04 \times$. By choosing the stream configuration on a perprogram basis, our approach outperforms the two fixed configurations, achieving an averaged speedup $1.10\times$. On only four programs, our approach delivers slightly worse performance with a small margin.

The violin plot in Fig. 11b also confirms the strengths of our approach by presenting the distribution of performance improvement. The results on the diagram are normalized to




Fig. 11. Violin plot showing the distribution of speedups per scheme across benchmarks and datasets on XeonPhi (a) and GPU (b). The shape of the violin corresponds to the speedup distribution to the oracle performance. The thick black line shows where 50 percent of the data lies.

the Oracle (best-available) performance. For most of the programs, the two fixed configurations deliver 80 to 100 percent to the Oracle performance. However, configuration (4, 4) can lead to rather poor performance (less than 40 percent to the best available performance) on some programs. Compared to the fixed configurations, the performance distribution given by our approach is centralized on a range between 90 to 100 percent, where most programs are within this percentile range. Furthermore, compared to the fixed configurations, our approach has a fewer number of performance outliers, which have less serious performance slowdown. Therefore, our approach delivers consistently better performance compared with the fixed configurations.

6.2.3 Summary

This experiment confirms that a fixed configuration fails to deliver improved performance across applications and datasets, and selecting a right stream configuration on a per program, per dataset basis is thus required.

6.3 Comparison to Analytical Models

In this experiment, we compare our approach to the two recent analytical models described in Section 5.2. The results are shown in Figs. 12 and 13. On XeonPhi, both competitive models prefer using 2 tasks across benchmarks and datasets. This is because that many programs are kernel dominated, the analytical models simply assume that task partition has no effect on kernel's performance, and do not consider the thread management overhead. On the GPU, the model proposed by Liu et al. tends to use 2 tasks across benchmarks and datasets. This is due to the fact that most programs are data transfer dominated and this model ignores the overlap of the bidirectional data transfers between the host and the device.

XeonPhi. Fig. 12a demonstrates that our approach gives better performance for nearly all programs on XeonPhi. For the remaining handful programs, all three approaches deliver comparable performance. Compared to the results Fig. 10, we Authorized licensed use limited to: University of Leeds. Downloaded on January 06,2025 at 21:39:22 UTC from IEEE Xplore. Restrictions apply.




Fig. 12. Comparing against Liu et al. and Werkhoven et al. on XeonPhi (a) and NVIDIA GPU (b).

can find the performance of the analytical models is similar to fixed stream configurations. This is because the performance of the seven programs, such as binomial, changes dramatically with different stream configurations (see also Fig. 2). The performance of the remaining programs is not sensitive to the variation of stream configurations. From Fig. 13a, we can further see that *Liu et al.* and *Werkhoven et al.* deliver a speedup within a range on 20 to 80 percent, while the performance of our approach is centralized on a range between 80 to 100 percent. Thus, our approach delivers consistently better performance compared with the alternative models.

GPU. Fig. 12b shows that our approach delivers better performance for around 75 percent of the programs on the GPU. Since *Werkhoven et al.* and *Liu et al.* are manually tuned for the GPUs, they give better performance on some benchmarks over our approach. However, our approach has the advantages of being automatically learned from training data, with little expert involvement. The performance of our approach can be further improved by using more training examples to better cover the program space. Fig. 13b shows that *Liu et al.* and *Werkhoven et al.* delivers a speedup within a range of 5 to 80 percent, and 70 to 100 percent, respectively. By contrast, the performance of our approach is centralized within a range between 90 to 100 percent for more programs. Therefore, overall, our approach delivers better average performance compared with the alternative models.




Fig. 13. Violin plots showing the distribution of speedups across benchmarks and datasets on XeonPhi (a) and GPU (b).

6.4 Comparison to Classification-Based Approach

Our prior work uses a SVM classifier to predict the configurations [16]. Compared with it, the regression-based model presented in this article has several advantages.

A classification model predicts which of a set of predefined labels the input belongs to. Using this strategy, we will need to label each unique stream configuration. This will lead to a total of 175 labels for 311 profiling samples on the XeonPhi, and 11 labels on the GPU. On the XeonPhi, the ratio of samples to labels is too small to build an accurate model. As a result, we have to merge labels in our prior work [16] at the cost of losing accuracy. Classification is a constraint optimization problem where the model has to know all the possible configurations during training. Our new regression-based approach avoids this pitfall by directly modeling the impact of the stream configuration; it thereby can be used on any stream configuration as the configuration is the model's input.

Fig. 14a presents results obtained on the XeonPhi. Our regression-based approach outperforms the SVM-classifier in 21 of the 39 programs and achieves over 5 percent performance improvement for 13 programs. It is to note that the overhead for ranking stream configurations is included in the experimental results. Overall, our regression-based approach improves the SVM-classifier by, on average, 3 percent (up to 46 percent). Unlike XeonPhi, we were able to obtain sufficient training samples per label (because the optimization space is smaller) on the GPU to build a more accurate classification model. As can be seen from Fig. 14b, the average speedup of SVM-classifier and the regression-based approach is comparable.

Compared to a classifier, our regression-based approach has the advantage of being able to be applied to configurations that were not seen during the training phase. Therefore, our approach has a better generalization ability.

6.5 Further Analysis of Performance Results

We now take a closer look into the performance results, using XeonPhi as a case study.




Fig. 14. Comparing against a classification based approach on XeonPhi (a) and NVIDIA GPU (b).

6.5.1 High Speedup Cases

On XeonPhi, bidirectional data transfer between the host and the accelerator cannot be overlapped, i.e., we can only issue data transfer from the host to the device or vice versa at once but not simultaneously. As a result, the theoretical up-bound speedup for overlapping computation and communication is $2\times$, when the computation is perfectly overlapped with the data transfer time. It is interesting to observe that several benchmarks achieve a speedup of over $2\times$ on XeonPhi (see Fig. 9a). After having a closer investigation, we notice that such performance is attributed to the reduction in the kernel execution time in additional to the overlapping of communication and computation.

To quantify the benefit of kernel time reduction, we measure the kernel execution time with and without multiple streams and calculate the speedup between them. Note that we exclude the host-device communication time in this case to isolate the contributing factors. The kernel time improvement for transpose, binomial, and fftx1y1 is shown in Fig. 15. As can be seen from the diagram, choosing a good stream configuration can lead to more than 4x reduction on the kernel execution time. This is because these benchmarks are implemented by parallelizing the inner loop within a nested loop. During runtime, the parallel threads working on the inner loop will be created, synchronized, or destroyed for each outer loop iteration. Such threading overhead could be significant when the outer loop iterates a large number of times. With multiple streams, we divide the whole outer loop iteration space into multiple smaller iterations. This allows multiple groups of threads to be managed simultaneously, leading




Fig. 15. Reduction of kernel computation time over a single-stream execution on XeonPhi. The performance improvement comes from the reduction of the threading overhead. A stream configuration is annotated as (*#partitions, #tasks*). to a significant decrease in threading overhead and faster kernel execution time. On the other hand, using too many streams and partitions will lead to a performance decrease. This is because stream management also comes at a cost, which increases as the number of partitions grows. Nonetheless, for applications where the kernel computation dominates the program execution time, by reducing the kernel time can lead to additional improvement, yielding more than 2x speedups.

6.5.2 Speedup Distribution

Fig. 16 gives the speedup per benchmark across datasets on XeonPhi and the GPU. The shape of the violin plot corresponds to the speedup distribution.

On XeonPhi, we see that the speedups of montecarlo and prefix distribute fairly uniformly while the data distribution of fftx1y1 and fftx4y3 is multimodal (i.e., it has two peaks). Further, the input datasets have little impact on the behavior of fwt and 1bm, so the speedups remain constant across datasets.

On the GPU, the speedups of dotprod, vecadd, blackscholes and mri-q distribute fairly uniformly while the data distribution of convsepr1, convsepr8, fftx1y1, fftx4y3 and dct is unimodal (i.e., it has one peak). Furthermore, the input datasets have a very slight impact on the performance behaviors of montecarlo, scalarprod, transpose and binomial. Thus, their speedups remain constant across datasets.

To conclude, the streaming speedups of some applications are sensitive to their input datasets whereas the others are not. And the distribution of speedups on the GPU is more concentrated than XeonPhi. This is because the current GPU implementation does not support processor core partition, the kernel execution time benefits less from multiple streams than XeonPhi.

6.5.3 Correlation Analysis

Fig. 17 shows the relation between the computationcommunication ratio and the achieved speedup when using heterogeneous streams across all benchmarks and datasets




Fig. 16. Violin plot showing the distribution of speedups per benchmark across datasets on XeonPhi (a) and NVIDIA GPU. (b) The shape of the violin corresponds to the speedup distribution. The thick black line shows where 50 percent of the data lies.

on XeonPhi. We see that the computation-communication ratio varies over the benchmarks and the speedup changes accordingly, but in general, a higher computation-to-communication ratio leads to a greater speedup. As explained in Section 6.5.1, in addition to overlapping computation and communication, our approach can also reduce the kernel computation time by choosing the right stream configuration. Therefore, benchmarks with a high computation-communication ratio also benefit from a reduction in the kernel computation time.

To quantify the relation between the computation-communication ratio and the speedup, we calculate the Pearson correlation coefficient of the two variables. The calculation gives a correlation coefficient of 0.7, indicating that the two variables (the computation-communication ratio and the speedup) have a strong linear correlation. By carefully selecting the stream configuration, our approach tries to maximize the overlap between communication and computation, which thus leads to favourable performance.

6.5.4 Impact of Streaming Parallelism

Our earlier experiments show that by carefully exploiting streaming parallelism, we can significantly improve application performance. We now take a closer look at three




Fig. 17. The relation between computation-communication ratio and the speedup. The computation-communication ratio is normalized using the natural logarithm function. Thus, the kernel computation time equals the host-device communication time when ratio = 0. In general, a higher computation-communication ratio leads to a better speedup.

representative benchmarks, fftx1y1, fwtand gesummv, to get a better understanding of streaming performance on XeonPhi. These benchmarks represent different degrees of benefits obtained from streamed parallelism (with a speedup of $2 \times , 1.5 \times$ and $1 \times ,$ respectively).

We use the following analytical model to breakdown the execution time of a multi-stream program

$$T = T_m + T_k + T_c - T_o, \tag{1}$$

where T_m is host-device data transfer time, T_k is kernel execution time, T_c is the overhead for initializing the context, and T_o is overlapping time between data transfer and kernel execution. We measure T, T_m , T_k , and T_c , and use the measurements to calculate T_o .

Fig. 18 gives the breakdown for the five components in Equation (1). For each testing program, we compare the single-stream configuration against the best-performing multistream configuration. The host-device data transfer time, T_m , is nearly constant among a single and a multiple stream configuration, but multi-streaming can reduce the kernel execution time, T_k , by exploiting the spatial sharing of processing resources among computation tasks. The overhead of initializing the HSTREAMS context, T_c , depends on the kernel execution time. For fftx1y1 and fwt, whose kernels run for a sufficiently long time, this one-off runtime overhead is negligible. However, for gesummy, this overhead cannot be




Fig. 18. Breakdown of program execution time (T), host-device data transfer time (T_m), kernel execution time (T_k), HSTREAMS context initialization overhead (T_c) and communication-computation overlapping time (T_o) for single and best-performing multi-stream configurations.

TABLE 5 Comparison to Alternative Modeling Techniques

Technique	Training time	Avg. pred. time	Avg. speedup
SVM (regression)	100 hours	2280 ms	1.56
DCT (regression)	65.57 seconds	0.74 ms	1.51
RF (regression)	317.89 seconds	11.94 ms	1.51
XGB (regression)	28.46 seconds	0.74 ms	1.49
MLP (regression, ours)	245.8 seconds	0.76 ms	1.57
SVM (classifier)	1.28 seconds	0.10 ms	1.53
DCT (classifier)	0.79 seconds	0.05 ms	1.38
MLP(classifier)	46.45 seconds	0.05 ms	1.41
KNN (classifier)	0.22 seconds	0.23 ms	1.43

ignored due to the relatively short kernel running time. The contribution for overlapping host-device communications with kernel execution, T_o , varies across programs. For fftx1y1 and fwt, it accounts for around 50 percent of T_m , suggesting that by exploiting temporal sharing to overlap communication with kernel execution can amortize the host-device communication overhead. For gesummv, T_o is small due to little alignment between data transfer and kernel execution. As such, there is little benefit for exploiting temporal sharing for this program.

This experiment gives a more detailed analysis for the benefits of exploiting multiple streams. The results reinforce our claim that the benefit for streaming parallelism depends on the computation kernel and hence an adaptive scheme for choosing the optimal stream configuration is needed. Our work aims to offer such a capability.

6.6 Analysis of Predictive Modeling Techniques

In this section, we analyse the working mechanism of our predictive model, using XeonPhi as an evaluation platform.

6.6.1 Comparison to Alternative Modeling Techniques

We compare our MLP-based model against four widely used regression methods: the DCT (Decision Tree), the RF (Random Forest), the XGB (eXtreme Gradient Boosting) and SVM (Support Vector Machine) as well as four classification models: SVM, DCT, MLP and KNN (K-Nearest Neighbors). We use the Radial basis function kernel for the SVM models.

For each technique, we follow the same training methodology and use the same features and training examples to build a model. For classification models, we apply the label merging process described in our prior work [16] to improve the prediction accuracy. Table 5 compares the training overhead, average prediction time and achieved average speedup for each model. We note that training a regressionbased SVM model has the largest overhead. Although training a DCT has less overhead over our MLP-based regression model, MLP gives better prediction performance. The RF and XGB models are based on DCT, but they do not yield a better performance. Compared to regression models, a classification model takes less time to train and make predictions. However, classification models give worse performance over regression models as they require more training data to cover the optimization space. Overall, we choose to use a regression-based approach and employ MLP because it gives the best overall prediction performance and has modest training overhead.

6.6.2 Feature Engineering

Feature engineering has a significant impact on the performance of a machine learning model (Section 3.2). Here we quantify the impact of feature engineering methods. In this work, we consider three standard feature engineering approaches including standardization, normalization and dimension reduction.

Standardization converts all features value to be in a common range, e.g., between 0 and 1. The idea is to prevent the feature value range to dominate the importance of that feature. In this work we apply a commonly used standardization method called *Z-score* [29] to standardize the raw feature values and the speedups (i.e., prediction targets) in the training data. We found that feature standardization improves the achieved speedup by 3 percent on average, and speedup standardization improves the achieved speedup by 5 percent on average.

Normalization scales the feature values to make them follow the normal distribution. We have tested a range of normalization methods including the square root, the reciprocal of square root and the natural logarithm transformation. However, we found that normalization does not improve our model prediction accuracy.

Dimension reduction reduces the number of features, which is often useful when the number of training examples is not proportional to the number of feature dimensions. In this work, we apply factor analysis (FA) [30] and principal component analysis (PCA) [31] to the raw features. Applying PCA and using 9 PCA components gives the best overall result, by improving the average speedup by 17 percent. PCA outperforms FA which gives an average 3 percent improvement on the achieved speedup.

6.6.3 MLP Parameters Tuning

We now discuss the impact of the MLP parameter choices. There are four configurable parameters for an MLP model: the activation function, the number of hidden layers, the number of neurons, and the learning algorithm (i.e., the solver). For activation functions, we consider identity, logistic, tanh and relu. For hidden layers and neurons, we vary the number of hidden layers from 1 to 5 and the number of neurons per layer from 3 to 100. For the solver, we consider three commonly used weight optimizers: lbfgs, sgd and adam. We use scikit-learn implementations for the activation function and the solver. Our experimental results suggest that the best-performing activation function and solver are tanh and adam respectively, and using three hidden layers with 9 neurons per layers gives the best overall results on our training data. Overall, tuning MLP model parameter improves the average speedup by 5 percent over the default parameter setting.

6.6.4 Impact of Individual Feature

In this experiment, we consider the impact of a specific feature to the resultant performance. Fig. 19 presents a Hinton diagram illustrating how important a feature contribution to the performance model prediction accuracy (which in turns affects the resulting application performance). The larger the box, the more significant a feature for a given program's performance. Here, the *x*-axis denotes the programs,

ng overhead. gram's performance. Here, the *x*-axis denotes the programs, Authorized licensed use limited to: University of Leeds. Downloaded on January 06,2025 at 21:39:22 UTC from IEEE Xplore. Restrictions apply.




Fig. 19. A Hinton diagram showing the impact of each feature used by the performance model to the resultant application performance. The larger the box, the more likely a feature has a greater impact on the performance of the respective benchmark.

and the *y*-axis denotes the features used by our performance model. The impact of a feature is quantified by measuring how much speedup improvement can be obtained if that feature is used by the performance model. Note that this is a post-hoc analysis and, in general, we cannot know in advance the importance of a feature on *unseen* programs. Fig. 19 shows that all the features are important for the set of benchmarks targeted in the work, but the importance of features varies across programs. This diagram illustrates how hard it is to develop an analytical model to capture the diverse behaviors and characteristics of streaming programs.

7 **RELATED WORK**

Our work builds upon the following past foundation, while qualitatively differing from each.

Task Scheduling. There is considerable work on distributing work across heterogeneous processors to improve application performance [32], [33], [34]. Prior work in the area typically assumes that the processor configuration is fixed and relies on the operating system to schedule parallel tasks across processing units. Recent studies show that by partitioning the processing units into groups it is possible to significantly improve the application performance by overlapping the host-device communication and computation on coprocessors like Intel XeonPhi [6], [14]. However, existing approaches rely on static tuning to find the processor partition and the best number of streams to run within a partition. As a result, previous approaches cannot adapt to the change of program inputs. As a departure from prior work, we develop an automatic approach to dynamically adjust the processor partition and task-granularity during runtime, considering the characteristics of applications and input datasets; our approach thereby can adapt to the change of program inputs.

Domain-Specific Optimizations. There is considerable work on domain-specific optimization on Intel XeonPhi. Cheng et al. [35] and Jha et al. [36] show that in-memory database applications suffer from under-utilization of processor resources and hence a fine-grained tuning approach is required. Mrphi is a framework for optimizing MapReduce workload on the XeonPhi [37]. It employs a set of techniques to improve the resource utilization to obtain higher application performance. Other works look at performance optimization for numerical solvers [38], sparse matrix vector multiplication [39], [40], and dynamic stochastic economic models [39]. Ferrão et al. [41] and Memeti et al. [42] develop

a stream processing framework for XeonPhi to increase the programming productivity. The runtime can automatically distribute workloads across CPUs and accelerating devices. These approaches improve the processor utilization by adjusting the algorithmic design, which are complementary to our work on tuning multi-streaming parallelism for data parallel applications.

Multiple Streams Modeling. Gomez-Luna et al. [11] develop a set of models to estimate the asynchronous data transfer overhead on different GPU architectures. The models can be used to estimate the optimal number of streams to use on a given GPU platform. Werkhoven et al. [10] present an analytical model to determine when to apply an overlapping method on GPUs. Liu et al. [12] also develop an analytical based approach to determine the optimal number of streams to use on GPUs. However, none of these approaches considers the processor partition. As we have shown in Section 6.3, ignoring the processor partitioning parameter can lead to poor performance on Intel XeonPhi. Furthermore, these hand-crafted models have the drawback of being not portable across architectures as the model is tightly coupled to a specific GPU architecture. Our work advances prior work by employing machine learning to automatically learn the optimal processor partition and the number of streams/tasks to use. Since our models are automatically learned from empirical observations, one can easily re-learn a model for a new architecture.

Predictive Modeling. Recent studies have shown that machine learning based predictive modeling is effective in code optimization [43], [44], performance predicting [45], [46], parallelism mapping [20], [47], [48], [49], [50], and task scheduling [51], [52], [53], [54], [55]. Its great advantage is its ability to adapt to the ever-changing platforms as it has no prior assumption about their behavior. The work presented by Wen *et al.* [56] employs SVMs to develop a binary classifier to predict that if a given OpenCL kernel can achieve a large speedup or not. Our work differs from [56] in that it targets a different architecture and programming model, and it predicts from a larger number of configurations instead of making a binary prediction. Our prior work developed an SVM based classifier to predict the optimal stream configuration for Intel XeonPhi [16]. However, it requires having sufficient training data samples to cover all possible stream configurations. Our approach improves the prior work by directly modeling the impact of the stream configuration. As a result, our approach can make predictions for any stream configuration (even those are not seen in the training data). Authorized licensed use limited to: University of Leeds. Downloaded on January 06,2025 at 21:39:22 UTC from IEEE Xplore. Restrictions apply

Autotuning Parallel Programs. Our approach is closely related to autotuning that searches for the best-performing optimization configuration [57], [58]. This technique is demonstrated to be effective for choosing algorithmic choices [59], tuning GPU code [60], [61], [62], optimizing structured parallel programs [63], [64] and non-uniform memory access (NUMA) architectures [65], and more recently for deep neural networks [66]. Many of the prior works in this area employ an evolutionary-based approach by applying and profiling candidate optimization options to choose a good option to use. One of the key changes of autotuning is how to avoid the profiling overhead which could be prohibitively expensive. We do so by using a performance model to quickly evaluate the profitability of a candidate optimization option. We show that our approach has low runtime overhead, which thus permits us to apply it at runtime to best match the optimization strategy to the program input. Furthermore, our work is the first for tuning heterogeneous streaming parallelism on heterogeneous many-cores (Xeon-Phis and GPUs).

Automatic Generation of Parallel Programs. The OpenMPC compiler [67] translates OpenMP to CUDA programs. Wang et al. [20], [24], [68] translates OpenMP to OpenCL programs and use machine learning to select the most suitable device from the host CPU and the GPU to run the code. Rawat et al. presents an automatic approach to generate GPU code from a domain-specific language (DSL) for stencil programs [69]. All of the above approaches target GPUs, and do not utilize the multi-streaming strategy.

CONCLUSION 8

This article has presented an automatic approach to exploit streaming parallelism on heterogeneous many-cores. Central to our approach is a machine learning-based model that predicts the resulting performance when running the target application under a given streamed configuration. The performance predictor is then used as a cost function to quickly rank candidate configurations at runtime, to determine which stream configuration should be used on a per-program per-dataset basis. We have evaluated our approach on an Intel XeonPhi and an NVIDIA GTX 1080 Ti GPU, with 39 representative benchmarks. Experimental results show that our approach delivers an average speedup of 1.6x and 1.1x on XeonPhi and the GPU, respectively. These results translate to over 93 percent of the bestavailable performance.

ACKNOWLEDGMENTS

This work was supported in part by the National Key Research and Development Program of China under Grant 2018YFB0204301, the National Natural Science Foundation of China under Grants 61972408, 61602501, and 61872294.

REFERENCES

- [1] J. D. Owens, M. Houston, D. Luebke, S. Green, J. E. Stone, and J. C. Phillips, "GPU computing," Proc. IEEE, vol. 96, no. 5, pp. 879-899, May 2008.
- [2] A. Li et al., "Exploring and analyzing the real impact of modern on-package memory on HPC scientific kernels," in Proc. Int. Conf. High Perform. Comput. Netw. Storage Anal., 2017, Art. no. 26.

- C. Chen et al., "LU factorization on heterogeneous systems: An [3] energy-efficient approach towards high performance," Computing, vol. 99, pp. 791-811, 2017.
- M. R. Meswani et al., "Modeling and predicting performance of [4] high performance computing applications on hardware acceler-
- ators," Int. J. High Perform. Comput. Appl., vol. 27, pp. 89–108, 2013. J. Fang, A. L. Varbanescu, and H. Sips, "A comprehensive perfor-mance comparison of CUDA and OpenCL," in *Proc. Int. Conf. Paral*-[5] lel Process., 2011, pp. 216–225.
- C. J. Newburn *et al.*, "Heterogeneous streaming," in *Proc. IEEE Int.* [6] Parallel Distrib. Process. Symp. Workshops, 2016, pp. 611–620. CUDA C Best Practices Guide Version 7.0, NVIDIA Inc., 2015.
- [7]
- [8] The Khronos OpenCL Working Group, "OpenCL - The open standard for parallel programming of heterogeneous systems," 2016. [Online]. Available: http://www.khronos.org/opencl/
- hStreams Architecture for MPSS 3.5, Intel Inc., 2015. [9]
- [10] B. Van Werkhoven, J. Maassen, F. J. Seinstra, and H. E. Bal, "Performance models for CPU-GPU data transfers," in Proc. 14th IEEE/ACM Int. Symp. Cluster Cloud Grid Comput., 2014, pp. 11–20. [11] J. GóMez-Luna *et al.*, "Performance models for asynchronous data
- transfers on consumer graphics processing units," J. Parallel Distrib. *Comput.*, vol. 72, pp. 1117–1126, 2012.
- B. Liu et al., "Software pipelining for graphic processing unit [12] acceleration: Partition, scheduling and granularity," Int. J. High Perform. Comput. Appl., vol. 30, pp. 169–185, 2016.
- [13] Z. Li et al., "Streaming applications on heterogeneous platforms," in Proc. IFIP Int. Conf. Netw. Parallel Comput., 2016, pp. 116-129.
- [14] J. Fang et al., "Evaluating multiple streams on heterogeneous platforms," Parallel Process. Lett., vol. 26, 2016, Art. no. 1640002.
- Z. Li, J. Fang, T. Tang, X. Chen, C. Chen, and C. Yang, "Evaluating [15] the performance impact of multiple streams on the MIC-based heterogeneous platform," in Proc. IEEE Int. Parallel Distrib. Process. Symp. Workshops, 2016, pp. 1341-1350.
- [16] P. Zhang, J. Fang, T. Tang, C. Yang, and Z. Wang, "Auto-tuning streamed applications on Intel Xeon Phi," in *Proc. IEEE Int. Parallel* Distrib. Process. Symp., 2018, pp. 515–525.
- [17] C. Lattner and V. Adve, "LLVM: A compilation framework for lifelong program analysis & transformation," in Proc. Int. Symp. Code Gener. Optim., 2004, pp. 75-86.
- [18] F. Pedregosa et al., "Scikit-learn: Machine learning in python,"
- J. Mach. Learn. Res., vol. 12, pp. 2825–2830, 2011.
 [19] G. Fursin *et al.*, "MILEPOST GCC: Machine learning based research compiler," in *GCC Summit*, 2008.
- [20] Z. Wang et al., "Automatic and portable mapping of data parallel programs to OpenCL for GPU-based heterogeneous systems," ACM Trans. Archit. Code Optim., vol. 11, 2015, Art. no. 42.
- [21] S. Boslaugh, Statistics in a Nutshell, 2nd ed. Sebastopol, CA, USA: O'Reilly Media, 2012.
- [22] B. F. Manly, Multivariate Statistical Methods: A Primer. Boca Raton, FL, USA: CRC Press, 2004.
- [23] S. Lee et al., "OpenMP to GPGPU: A compiler framework for automatic translation and optimization," ACM SIGPLAN Notices, vol. 44, pp. 101-110, 2009.
- [24] D. Grewe, Z. Wang, and M. F. P. O'Boyle, "Portable mapping of data parallel programs to OpenCL for heterogeneous systems," in Proc. IEEE/ACM Int. Symp. Code Gener. Optim., 2013, pp. 1-10.
- [25] D. Mikushin, N. Likhogrud, E. Z. Zhang, and C. Bergström, "KernelGen-the design and implementation of a next generation compiler platform for accelerating numerical models on GPUs," in Proc. IEEE Int. Parallel Distrib. Process. Symp. Workshops, 2014,
- pp. 1011–1020. T. Grosser and T. Hoefler, "Polly-ACC transparent compilation to heterogeneous hardware," in *Proc. Int. Conf. Supercomput.*, 2016, [26]
- pp. 1–13. [27] R. Sotomayor *et al.*, "Automatic CPU/GPU generation of multiversioned OpenCL kernels for C++ scientific applications," Int. J. Parallel Program., vol. 45, pp. 262–282, 2017.
- [28] W. Ertel, "On the definition of speedup," in Proc. Int. Conf. Parallel Archit. Lang. Europe, 1994, pp. 289-300.
- [29] E. Kreyszig, Advanced Engineering Mathematics, 10th ed. Hoboken, NJ, USA: Wiley, 2009.
- [30] R. L. Gorsuch, Factor Analysis, 2nd ed. Evanston, IL, USA: Routledge, 2014.
- [31] H. Hotelling, "Analysis of a complex of statistical variables into principal components," J. Educ. Psychol., vol. 24, pp. 417–441, 1933.
- S. Mittal and J. S. Vetter, "A survey of CPU-GPU heterogeneous [32] computing techniques," ACM Comput. Surv., vol. 47, no. 4, 2015, Art. no. 69

- [33] C.-K. Luk, S. Hong, and H. Kim, "Qilin: Exploiting parallelism on heterogeneous multiprocessors with adaptive mapping," in Proc. 42nd Annu. IEEE/ACM Int. Symp. Microarchit., 2009, pp. 45-55.
- [34] J. Shen, A. L. Varbanescu, Y. Lu, P. Zou, and H. Sips, "Workload partitioning for accelerating applications on heterogeneous platforms," IEEE Trans. Parallel Distrib. Syst., vol. 27, no. 9,
- pp. 2766–2780, Sep. 2016. [35] X. Cheng *et al., "*Many-core needs fine-grained scheduling: A case study of query processing on Intel Xeon Phi processors," J. Parallel Distrib. Comput., vol. 120, pp. 395-404, 2018.
- [36] S. Jha et al., "Improving main memory hash joins on Intel Xeon Phi processors: An experimental approach," Proc. VLDB Endowment, vol. 8, pp. 642–653, 2015.
- [37] M. Lu, Y. Liang, H. P. Huynh, Z. Ong, B. He, and R. S. M. Goh, "MrPhi: An optimized MapReduce framework on Intel Xeon Phi coprocessors," IEEE Trans. Parallel Distrib. Syst., vol. 26, no. 11, pp. 3066-3078, Nov. 2015.
- [38] A. Lastovetsky, L. Szustak, and R. Wyrzykowski, "Model-based optimization of EULAG kernel on Intel Xeon Phi through load imbalancing," IEEE Trans. Parallel Distrib. Syst., vol. 28, no. 3, pp. 787–797, Mar. 2017.
- [39] W. T. Tang et al., "Optimizing and auto-tuning scale-free sparse matrix-vector multiplication on Intel Xeon Phi," in Proc. IEEE/ ACM Int. Symp. Code Gener. Optim., 2015, pp. 136-145.
- [40] M. E. Guney *et al.*, "Optimizing matrix multiplication on Intel Xeon PhiTH x200 architecture," in *Proc. IEEE 24th Symp. Comput.* Arithmetic, 2017, pp. 144–145.[41] P. Ferrão *et al.*, "Stream processing on hybrid CPU/Intel Xeon Phi
- systems," in Proc. Eur. Conf. Parallel Process., 2018, pp. 796-810.
- [42] S. Memeti and S. Pllana, "HSTREAM: A directive-based language extension for heterogeneous stream computing," in Proc. IEEE Int. Conf. Comput. Sci. Eng., 2018, pp. 138-145.
- [43] C. Cummins, P. Petoumenos, Z. Wang, and H. Leather, "End-toend deep learning of optimization heuristics," in Proc. 26th Int. Conf. Parallel Archit. Compilation Techn., 2017, pp. 219-232
- [44] Z. Wang and M. O'Boyle, "Machine learning in compiler optimisation," Proc. IEEE, vol. 106, no. 11, pp. 1879–1901, Nov. 2018.
- [45] J. Zhao, H. Cui, J. Xue, and X. Feng, "Predicting cross-core performance interference on multicore processors with regression analysis," IEEE Trans. Parallel Distrib. Syst., vol. 27, no. 5, pp. 1443-1456, May 2016.
- [46] Z. Wang and M. F. O'boyle, "Using machine learning to partition streaming programs," ACM Trans. Archit. Code Optim., vol. 10, 2013, Art. no. 20.
- [47] G. Tournavitis et al., "Towards a holistic approach to auto-parallelization: Integrating profile-driven parallelism detection and machine-learning based mapping," ACM SIGPLAN Notices, vol. 44, pp. 177–187, 2009.
- [48] Z. Wang and M. F. O'Boyle, "Partitioning streaming parallelism for multi-cores: A machine learning based approach," in Proc. 19th Int. Conf. Parallel Archit. Compilation Techn., 2010, pp. 307–318.
- [49] Z. Wang et al., "Integrating profile-driven parallelism detection and machine-learning-based mapping," ACM Trans. Archit. Code Optim., vol. 11, 2014, Art. no. 2.
- [50] B. Taylor et al., "Adaptive optimization for OpenCL programs on embedded heterogeneous systems," in Proc. 18th ACM SIGPLAN/ SIGBED Conf. Lang. Compilers Tools Embedded Syst., 2017, pp. 11-20.
- [51] M. K. Emani, Z. Wang, and M. F. P. O'Boyle, "Smart, adaptive mapping of parallelism in the presence of external workload," in Proc. IEEE/ACM Int. Symp. Code Gener. Optim., 2013, pp. 1–10.
- [52] V. S. Marco et al., "Improving spark application throughput via memory aware task co-location: A mixture of experts approach," in Proc. 18th ACM/IFIP/USENIX Middleware Conf., 2017, pp. 95-108.
- [53] J. Ren, L. Gao, H. Wang, and Z. Wang, "Optimise web browsing on heterogeneous mobile platforms: A machine learning based approach," in Proc. IEEE INFOCOM, 2017, pp. 1–9.
- [54] J. Ren, L. Gao, H. Wang, and Z. Wang, "Proteus: Network-aware web browsing on heterogeneous mobile systems," in Proc. 14th Int. Conf. Emerg. Netw. Experiments Technol., 2018, pp. 379–392. L. Yuan, J. Ren, L. Gao, Z. Tang, and Z. Wang, "Using machine
- [55] learning to optimize web interactions on heterogeneous mobile systems," IEEE Access, vol. 7, pp. 139394-139408, 2019.
- Y. Wen, Z. Wang, and M. F. P. O'Boyle, "Smart multi-task schedul-[56] ing for OpenCL programs on CPU/GPU heterogeneous platforms," in Proc. 21st Int. Conf. High Perform. Comput., 2014, pp. 1–10.

- [57] K. Datta et al., "Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures," in Proc. ACM/IEEE Conf. Supercomput., 2008, pp. 1-12.
- [58] J. Ansel et al., "OpenTuner: An extensible framework for program autotuning," in Proc. 23rd Int. Conf. Parallel Archit. Compilation Techn., 2014, pp. 303-315.
- [59] J. Ragan-Kelley et al., "Halide: A language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines," in Proc. 34th ACM SIGPLAN Conf. Program. Lang. Des. Implementation, 2013, pp. 519-530.
- [60] A. Nukada and S. Matsuoka, "Auto-tuning 3-D FFT library for CUDA GPUs," in Proc. Conf. High Perform. Comput. Netw. Storage Anal., 2009, pp. 1-10.
- [61] P. Tillet and D. Cox, "Input-aware auto-tuning of compute-bound HPC kernels," in Proc. Conf. High Perform. Comput. Netw. Storage Anal., 2017, pp. 1-12.
- [62] T. T. Dao and J. Lee, "An auto-tuner for OpenCL work-group size on GPUs," IEEE Trans. Parallel Distrib. Syst., vol. 29, no. 2, pp. 283-296, Feb. 2018
- [63] U. Dastgeer et al., "Auto-tuning SkePU: A multi-backend skeleton programming framework for multi-GPU systems," in Proc. 4th Int. Workshop Multicore Softw. Eng., 2011, pp. 25–32.
- [64] J. J. Thiagarajan et al., "Bootstrapping parameter space exploration for fast tuning," in Proc. Int. Conf. Supercomput., 2018, pp. 385–395.
- [65] T. Katagiri, S. Ohshima, and M. Matsumoto, "Auto-tuning on NUMA and many-core environments with an FDM code," in Proc. IEEE Int. Parallel Distrib. Process. Symp. Workshops, 2017, pp. 1399–1407.
- [66] L. Liao et al., "UHCL-darknet: An OpenCL-based deep neural network framework for heterogeneous multi-/many-core clusters," in Proc. 47th Int. Conf. Parallel Process., 2018, Art. no. 44.
- [67] S. Lee and R. Eigenmann, "OpenMPC: Extended OpenMP programming and tuning for GPUs," in Proc. ACM/IEEE Int. Conf. High Perform. Comput. Netw. Storage Anal., 2010, pp. 1–11.
- [68] Z. Wang et al., "Exploitation of GPUs for the parallelisation of probably parallel legacy code," in Proc. Int. Conf. Compiler Construction, 2014, pp. 154–173.
- [69] P. S. Rawat et al., "Domain-specific optimization and generation of high-performance GPU code for stencil computations," Proc. IEEE, vol. 106, no. 11, pp. 1902–1920, Nov. 2018.



Peng Zhang received the master's degree in computer science from the National University of Defense Technology (NUDT), Changsha, China, in 2016, where is currently working toward the PhD degree. His research interests include heterogeneous programming, performance optimization of parallel programs, and source-to-source compilers.



Jianbin Fang received the PhD degree from the Parallel and Distributed System Group, Delft University of Technology, Delft, The Netherlands. He is currently an assistant professor in computer science with NUDT. His research interests include parallel programming for many-cores, parallel compilers, performance modeling, and scalable algorithms.



Cangun Yang is currently a full processor in computer science with NUDT. His research interests include performance analysis of high-performance computing systems, parallel compilers, parallel programming, and high-performance computing applications.

IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 31, NO. 8, AUGUST 2020



Chun Huang is currently a full processor in computer science with NUDT. Her research interests include high-performance computing systems, parallel compilers, parallel programming, and highperformance math libraries.



Zheng Wang is currently an associate professor with the University of Leeds. His research cut across the boundaries of parallel program optimisation, systems security, and applied machine learning. He received four best paper awards for his work on machine learning-based compiler optimisation (PACT '10, CGO '17, PACT '17, and CGO '19).

Tao Tang received the BSc, MSc, and PhD degrees from the National University of Defense Technology (NUDT), Changsha, China. He is currently an associate processor in computer science with NUDT. His research interests include compilers, parallel programming, and high- performance computing.

▷ For more information on this or any other computing topic, please visit our Digital Library at www.computer.org/csdl.